Implementation of high-speed multi-level QAMmodems based on Xilinx virtex-II FPGA - Electrical and Computer Engineering, 2003. IEEE CCECE 2003. Canadian Conference on
نویسنده
چکیده
Ab s t r a E t This paper describes an implementation of high-speed multi-level Quadrature Amplitude Modulation (QAM, modems using Xilinr Krtex-II Field Programmable Gate Arrays (FPGA). The design starts with system-level simulations and exploits different architectures and algorithms available for digitalfilters, which is a key component of a QAM modem. System efticiency is highlighted with the parallel-pipelined structure and Look-Up Table based implementation, such that the design benefitsfrom performance as well as chip size. Suflcient arithmetic precision is employed in the internal data-path to avoid the possibiliry of overflow so that the digital filter always presents a &I[-precision result at its output; thus precision need not be sacrzjiced to attain high-speed The benchmarks indicate that the maximum input bit rate can reach 330Mbps for 64-QAM
منابع مشابه
A Novel FIR Filter Architecture for Efficient Signal Boundary Handling on Xilinx VIRTEX FPGAs
FIR filters are often used in digital signal processing. This paper presents a novel architecture for FIR filters on Xilinx Virtex FPGAs. The architecture is particularly useful for handling the problem of signal boundaries filtering, which occurs in finite length signal processing (e.g. image processing). Based on a bit parallel arithmetic, our architecture is fully scalable and parameterised....
متن کاملA Novel approach towards performance analysis Of Vedic multiplier using FPGA ’ s
This Paper proposes the implementation of multiplier using ancient Indian vedic mathematics (Urdhvatiryagbhyam) that has been modified to improve performance of high speed mathematics, it shows the modified architecture for a 16*16 Vedic multiplier module using Urdhvatiryagbhyam technique. The design implementation is described in both at gate level and high level RTL code using Verilog Hardwar...
متن کاملLow Complexity and High speed in Leading DCD ERLS Algorithm
Adaptive algorithms lead to adjust the system coefficients based on the measured data. This paper presents a dichotomous coordinate descent method to reduce the computational complexity and to improve the tracking ability based on the variable forgetting factor when there are a lot of changes in the system. Vedic mathematics is used to implement the multiplier and the divider in the VFF equatio...
متن کاملA Hardware Gaussian Noise Generator for Channel Code Evaluation
Hardware simulation of channel codes offers the potential of improving code evaluation speed by orders of magnitude over workstationor PC-based simulation. We describe a hardware-based Gaussian noise generator used as a key component in a hardware simulation system, for exploring channel code behavior at very low bit error rates (BERs) in the range of 10−9 to 10−10. The main novelty is the desi...
متن کاملSoftware-Compiled System Design: A Methodology for Field- Programmable System-on-Chip Design
With the proliferation of Field-Programmable System-onChip (FPSoC) devices such as Altera Excalibur and Xilinx Virtex II Pro, more system integrators are now facing the challenge of merging hardware and software design. This paper describes software-compiled system design, a methodology supporting the design of electronics containing both programmable logic and software-driven microprocessors. ...
متن کامل